(12) UK Patent Application (19) GB (11) 2 258 960(13)A

(43) Date of A publication 24.02.1993

(21) Application No 9217818.5

(22) Date of filing 21.08.1992

(30) Priority data (31) 03235648

(32) 23.08.1991

(33) JP

(71) Applicant **NEC Corporation**

(incorporated in Japan)

7-1, Shiba 5-Chome, Minato-Ku, Tokyo 108-01, Japan

Masujiro Sato

(74) Agent and/or Address for Service Reddie & Grose 16 Theobalds Road, London, WC1X 8PL, United Kingdom

(51) INT CL5 H03L 7/183, H04B 5/04


(52) UK CL (Edition L) H3A ALX AL2DX AL2D2 AQA AXC G4H HRCA H13D H14A H14B H14D H14G H60 **U1S** S2196

(56) Documents cited GB 2236922 A GB 2229332 A


(58) Field of search UK CL (Edition K) H3A AQA AQX AXC AXD INT CL5 HO3L On-line databases: WPI, EDOC

(54) Power saving frequency synthesizer with fast pull-in feature

(57) In a frequency synthesizer, a first, variable frequency divider 3 and a second frequency divider 5 are activated in response to a periodic power activation pulse. The first frequency divider is driven by a voltage-controlled oscillator 1 and the second frequency divider is driven by a reference frequency oscillator 7. A timing difference between the outputs of the first and second frequency dividers is detected and converted to a frequency-domain control signal for coupling to the voltage-controlled oscillator. Since the timing difference is converted to a frequency domain signal, the VCO is stabilized once there is a substantial frequency match between the first and second frequency dividers. Since the VCO can be stabilized thereafter, the frequency dividers can be deactivated when the detected timing difference is reduced to an acceptable value and are allowed to remain inactive until the synthesizer is activated again by the next activation pulse.



2 258 960



1	TITLE OF THE INVENTION
2	"Power Saving Frequency Synthesizer With Fast Pull-in Feature"
3	BACKGROUND OF THE INVENTION
4	The present invention relates to a frequency synthesizer for an
5	apparatus, such as radio pagers, having a battery saving feature.
6	In a frequency synthesizer employed in conventional radio pagers in
7	which battery saving is effected, two frequency dividers are provided, one
8	for dividing the frequency of an output of a voltage-controlled oscillator
9	and the other for dividing the frequency of a reference frequency pulse
10	from a reference frequency oscillator. The phase difference between the
11	two pulses is detected by a phase comparator and supplied via a loop
1 2	filter to the control input of the VCO. When the output of the variable
13	frequency divider is phase-advanced with respect to the output of the
14	other frequency divider, the phase comparator supplies a ground
1 5	potential to the VCO to decrease its frequency; otherwise, a high voltage is
16	applied to the VCO to increase its frequency. The frequency control in this
17	manner will be repeated several times until the phase comparator
18	produces no output. If the frequency synthesizer of this type is used in
19	applications where its power supply is interrupted for power saving
20	purposes during idle periods, it would take long to phase-lock the
21	synthesizer each time its power circuit is reactivated. While this problem
22	could be solved with the use of a capacitor for holding a voltage
23	developed across the loop filter during an idle period and using it as a
24	frequency control voltage at the start of the next active period, a
25	prolonged power cutoff would cause the VCO and the reference
26	frequency oscillator to develop a small frequency difference therebetween
27	which, in turn, results in a substantial amount of phase difference (of 180
28	degrees, at worst) between the outputs of the frequency dividers on
29	starting the synthesizer during the next active period. Such a phase drift
30	would result in a maximum frequency control voltage, causing the VCO to

1 produce large frequency excursions.

In addition, it is advantageous from the power saving view point to employ frequency dividers of high dividing ratios and to deactivate them immediately following the stabilization of the VCO. However, the phase comparator of the prior art synthesizer is so sensitive that it produces an output even though a small frequency difference develops between the outputs of the frequency dividers. Therefore, the frequency dividers of the prior art synthesizer cannot be deactivated during the active state of the synthesizer for power savings purposes.

10

2

3

4

5

6

7

8

9

11

12 13

30

SUMMARY-OF THE INVENTION

According to the present invention, the frequency synthesizer is 14 arranged to be activated in response to a periodic power activation pulse. 15 The synthesizer comprises a voltage-controlled oscillator and a first, 16 variable frequency divider for dividing the frequency of the output of the 17 VCO at a ratio determined by an external circuit. A second frequency 18 divider is provided for dividing the frequency of the output of a reference 19 frequency oscillator at a predetermined ratio. A timing difference between 20 the outputs of the first and second frequency dividers is detected and 21 converted to a frequency-domain control signal for coupling to the 22 voltage-controlled oscillator. The first and second frequency dividers are 23 activated in response to the power activation pulse and deactivated when 24 the detected timing difference is reduced to an acceptable value. Since the 25 timing difference is converted to a frequency-domain signal, the VCO is 26 stabilized once there is a substantial frequency match between the 27 frequency dividers. Therefore, the frequency dividers are advantageously 28 allowed to remain inactive until the synthesizer is activated again in 29

response to the next power activation pulse.

1	BRIEF DESCRIPTION OF THE DRAWINGS
2	The present invention will be described in further detail with reference
3	to the accompanying drawings, in which:
4	Fig. 1 is a block diagram of a frequency synthesizer embodying the
5	present invention; and
6	Fig. 2 is a timing diagram of the frequency synthesizer.
7	DETAILED DESCRIPTION
8	In Fig. 1, a frequency synthesizer embodying the present invention is
9	shown incorporated in a radio pager having a battery saving circuit 14,
10	which applies power activation pulses to the pager circuitry 16 at peri-
11	odic intervals when the pager is in a standby mode. This power activation
12	pulse is also applied to the set input of a flip-flop 15. The waveforms of
13	signals appearing in the block diagram of Fig. 1 are shown in Fig. 2.
14	The frequency synthesizer comprises a variable frequency divider, or
15	programmable counter 3 whose input is coupled through an AND gate 2
16	to the output of a voltage-controlled oscillator 1. Pager circuitry 16
17	supplies a frequency command signal to variable frequency divider 3 and
18	receives synthesized clock frequency from the VCO 1. Frequency divider
19	3 divides the frequency of the output of VCO 1 coupled through AND gate
20	2 at a desired ratio in response to the frequency command signal and
21	supplies its output to one input of an exclusive-OR gate 4. A frequency
22	divider 5 is provided, the input of which is coupled through an AND gate 6
23	to receive a reference frequency pulse from a reference frequency
24	oscillator 7 to divide its frequency at a predetermined ratio. The output of
25	frequency divider 5 is applied to the other input of exclusive-OR gate 4.
26	AND gates 2 and 6 are both enabled during the time the output of flip-flop
27	15 is high.
28	Thus, exclusive-OR gate 4 produces a pulse having a duration equal to
29	the timing difference between the outputs of frequency dividers 3 and 5.
30	The output of exclusive-OR gate 4 is used to enable an AND gate 8 to

- allow high-speed clock from a clock source 9 to be gated onto a binary
- 2 counter 10 to produce a binary count of clock to represent the timing
- difference. The output of counter 10 is stored in a latch 11 in response to
- 4 the leading edge of the output of exclusive-OR gate 4 and the counter 10 is
- 5 reset in response to the trailing edge of the same output from the
- 6 exclusive-OR gate. The stored count is fed into a controller 12 in response
- 7 to the trailing edge of the output of the exclusive-OR gate in order to
- 8 convert the binary count into an appropriate digital frequency control
- 9 signal. This frequency control signal is converted to analog form by a
- 10 digital-to-analog converter 13 and applied to the control input of VCO 1 so
- 11 that the frequency difference between the two frequency dividers is
- 12 reduced to a low value. If the original frequency difference is such an
- amount that a single feedback operation is sufficient to bring the frequency
- 14 synthesizer into a locked state, controller 12 knows that the timing
- 15 difference has reduced to a negligibly small value and supplies a reset
- pulse to the reset input of flip-flop 15 as illustrated in Fig. 2. Otherwise, the
- 17 process is repeated until the frequency difference is pulled into the
- 18 allowable range. To allow controller 12 to determine the direction of
- 19 frequency control, AND gates 17 and 18 are provided respectively for
- 20 frequency dividers 3 and 5, with AND gate 17 having its input terminals
- 21 respectively coupled to the outputs of frequency divider 3 and exclusive-
- OR gate 4, and AND gate 18 having its input terminals respectively coupled
- 23 to the outputs of frequency divider 5 and exclusive-OR gate 4. The outputs
- 24 of AND gates 17 and 18 are applied to controller 12. If the output
- 25 frequency of divider 3 is higher than the output frequency of divider 5 as
- 26 indicated in Fig. 2, then the AND gate 18 produces an output pulse having
- the same duration as the output of exclusive-OR gate 4, and controller 12
- 28 produces a frequency control signal that reduces the VCO frequency by
- 29 an amount corresponding to the detected timing difference. If the output
- 30 frequency of divider 3 is lower than the output frequency of divider 5, AND

- gate 17 will produces an output that causes controller 12 to increase the
- 2 VCO frequency.
- In this way, VCO control is accomplished in a short period of time
- 4 following each activation cycle of the battery saving mode, and the
- 5 operating time of frequency dividers 3 and 5, and hence their power
- 6 consumption is reduced to a minimum.

CLAIMS

- 1. A frequency synthesizer arranged to be activated in response to a
 2 periodic power activation pulse, comprising:
- 3 a voltage-controlled oscillator;
- 4 first, variable frequency divider means, arranged to be activated in
- 5 response to said periodic pulse, for dividing the frequency of an output
- 6 pulse from said voltage-controlled oscillator at a ratio determined by an
- 7 external circuit to produce a variable frequency pulse, and arranged to be
- 8 deactivated in response to a reset pulse;
- 9 a reference frequency oscillator;
- second frequency divider means, arranged to be activated in response
- 11 to said periodic pulse, for dividing the frequency of an output pulse from
- 12 the reference frequency oscillator at a predetermined ratio to produce a
- 13 reference frequency pulse, and arranged to be deactivated in response to
- 14 said reset pulse;
- comparator means for detecting a timing difference between said
- 16 variable frequency pulse and said reference frequency pulse; and
- control means for converting the detected timing difference to a
- 18 frequency-domain control signal, applying the frequency-domain control
- 19 signal to said voltage-controlled oscillator, and generating said reset pulse
- 20 when the detected timing difference is reduced to an acceptable value.
 - 2. A frequency synthesizer as claimed in claim 1, wherein said
 - 2 comparator means comprises an exclusive-OR gate responsive to said
 - 3 variable frequency pulse and said reference frequency pulse to produce
 - 4 an output pulse having a duration corresponding to said timing difference,
 - 5 and wherein said control means comprises:
 - 6 a clock source for generating clock pulses;
 - 7 counter means for counting clock pulses from said clock source during

- 8 the presence of the output pulse of said exclusive-OR gate to produce a
- 9 clock-count signal;

1

- means for converting said clock-count signal to a digital frequency
- 11 control signal and generating said reset signal when the count indicated by
- 12 said clock-count signal is smaller than a predetermined value; and
- a digital-to-analog converter for converting said digital frequency
- 14 control signal to an analog frequency control signal and applying the
- analog frequency control signal to said voltage-controlled oscillator.
 - 3. A radio pager comprising:
- 2 battery saving means for producing a power activation pulse at
- 3 periodic intervals during a standby mode of the pager;
- 4 a voltage-controlled oscillator;
- first, variable frequency divider means, arranged to be activated in
- 6 response to said power activation pulse, for dividing the frequency of an
- 7 output pulse from said voltage-controlled oscillator at a desired ratio of
- 8 said pager to produce a variable frequency pulse, and arranged to be
- 9 deactivated in response to a reset pulse;
- 10 a reference frequency oscillator;
- second frequency divider means, arranged to be activated in response
- 12 to said power activation pulse, for dividing the frequency of an output
- 13 pulse from the reference frequency oscillator at a predetermined ratio to
- 14 produce a reference frequency pulse, and arranged to be deactivated in
- 15 response to said reset pulse;
- 16 comparator means for detecting a timing difference between said
- variable frequency pulse and said reference frequency pulse; and
- control means for converting the detected timing difference into a
- 19 frequency-domain control signal, applying the frequency-domain control
- 20 signal to said voltage-controlled oscillator, and generating said reset pulse
- 21 when the detected timing difference is reduced to an acceptable value.

- 4. A radio pager as claimed in claim 3, wherein said comparator 1 means comprises an exclusive-OR gate responsive to said variable 2 frequency pulse and said reference frequency pulse to produce an output 3 pulse having a duration corresponding to said timing difference, and 4 wherein said control means comprises: 5 a clock source for generating clock pulses; б counter means for counting clock pulses from said clock source during 7 the presence of the output pulse of said exclusive-OR gate to produce a 8 clock-count signal; 9 means for converting said clock-count signal to a digital frequency 10 control signal and generating said reset signal when the count indicated by 11 said clock-count signal is smaller than a predetermined value; and 12 a digital-to-analog converter for converting said digital frequency 13 control signal to an analog frequency control signal and applying the 14
 - 5. In a frequency synthesizer arranged to be activated in response to 1 a periodic power activation pulse, the synthesizer comprising a voltage-2 controlled oscillator; first, variable frequency divider for dividing the 3 frequency of an output pulse from said voltage-controlled oscillator at a ratio determined by an external circuit; a reference frequency oscillator; 5 and a second frequency divider for dividing the frequency of an output 6 pulse from the reference frequency oscillator at a predetermined ratio, a 7 method for controlling said synthesizer, the method comprising the steps 8 9 of:

analog frequency control signal to said voltage-controlled oscillator.

15

- a) activating said first and second frequency dividers in response to said power activation pulse;
- b) detecting a timing difference between outputs of said first and second frequency dividers;

- converting the detected timing difference to a frequency-domain control signal and applying the frequency-domain control signal to said voltage-controlled oscillator; and
- d) deactivating said first and second frequency dividers when the detected timing difference is reduced to an acceptable value.

10

Patents Act 1977 Examiner's report to the Comptroller under Section 17 (The Search Report)

Application number

GB 9217818.5

Relevant Technical fields	Search Examiner
(i) UK Cl (Edition K) H3A: AQA, AQX, AXC, AXD	
(ii) Int Cl (Edition ⁵) HO3L	. MR S SATKURUNATH
Databases (see over) (i) UK Patent Office	Date of Search
(ii) ONLINE DATABASES: WPI, EDOC	13 NOVEMBER 1992

Documents considered relevant following a search in respect of claims 1 TO 5

Sategory see over)	Identity of document and relevant passages	Relevant to claim(s)
A	GB 2236922 A (MULTITONE) - see Figure 1	1
A	GB 2229332 A (MULTITONE) - see Figure 1	1
		·

ategory	Identity of document and relevant passages	Rele it to claim(s)

Categories of documents

- X: Document indicating lack of novelty or of inventive step.
- Y: Document indicating lack of inventive step if combined with one or more other documents of the same category.
- A: Document indicating technological background and/or state of the art.
- P: Document published on or after the declared priority date but before the filing date of the present application.
- E: Patent document published on or after, but with priority date earlier than, the filing date of the present application.
- &: Member of the same patent family, corresponding document.

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).